About this event
Taking debug off the tester and back into the design domain saves large amounts of valuable debug time – especially when this can be done both pre or post silicon.
This can be done with any STIL pattern that is ready for any model of ATE and also with the actual tester patterns for models such as Teradyne Flex, J750, ETS800, Advantest T2000 and V93K
Our guest speaker, Carl Elmen shows how to validate V93K scan patterns by exporting from SmarTest to Verilog and simulating the chip.
Hosted by
-
Guest speaker
Carl e Managing Director @ Elmen ConsultantsCe G
Carl Elmen is an independent test development consultant with over 15 years experience in the semiconductor industry as a hardware, software and test engineer. He has worked with many leading semiconductor companies and equipment vendors. Currently his main focus is using in-depth debug and optimisation techniques to develop fast, high-quality test programs for Advantest V93K.
-
Team member
Meir GellisMG T
Test Insight
Linking Design and TestEmpowering Test, Product and DFT Engineers With Innovative Tools for Creating Ultimate Test Programs
